Table of contents

Description

  • Speaker

    Côme Allart - Inria

Two major changes are currently taking place in the embedded processor ecosystem: open source with the RISC-V instruction set, which could replace the ARM one, and post-quantum cryptography (PQC), which could replace classic asymmetric cryptography algorithms to resist quantum computers.
In this context, this thesis investigates the improvement of embedded processor performance, generally for generic applications and more specifically for PQC-related applications. To this end, a model-driven design method is proposed.
More specifically, this work focuses on in-order processors with out-of-order execution completion. We worked on the open source CVA6 processor, maintained by the OpenHW Foundation, to improve the performance of an existing processor and share our modifications.
The first contribution is the creation of a model of CVA6 performance, cycle-accurate and easier to modify than the hardware description of this processor. This model allows a quick design space exploration and thus to refine the microarchitectural specifications. Once this step is complete, these specifications are implemented in the processor pipeline using the model as a reference to ensure the new pipeline meets performance expectations.
Applying this method has led to an improvement in the performance of the CVA6 processor, especially with the creation of a superscalar pipeline, delivering an average gain of 30% on a set of benchmarks including CoreMark, Dhrystone and the Embench suite. These modifications have been integrated into the official CVA6 repository.
Finally, this same method is used to the accelerate PQC execution in this embedded processor by implementing the support for new instructions dedicated to accelerating the NTT functions of the ML-DSA signature algorithm into its superscalar pipeline. This results in a performance gain of a factor of 5.
This thesis thus demonstrates the value of model-driven processor design.

Autre

Présentation en Français (slides en Anglais) 

Talk in French (slides in English)

Practical infos

Next sessions

  • Sécurité physique du mécanisme d'encapsulation de clé Classic McEliece

    • March 20, 2026 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Brice Colombier - Laboratoire Hubert Curien, Université Jean Monnet, Saint-Étienne

    Le mécanisme d'encapsulation de clé Classic McEliece faisait partie des candidats toujours en lice au dernier tour du processus de standardisation de la cryptographie post-quantique initié par le NIST en 2016. Fondé sur les codes correcteurs d'erreurs, en particulier autour du cryptosystème de Niederreiter, sa sécurité n'a pas été fondamentalement remise en cause. Néanmoins, un aspect important du[…]

    • SemSecuElec

    • Implementation of cryptographic algorithm

  • Double Strike: Breaking Approximation-Based Side-Channel Countermeasures for DNNs

    • March 20, 2026 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Lorenzo CASALINO - CentraleSupélec

    Deep neural networks (DNNs) undergo lengthy and expensive training procedures whose outcome - the DNN weights - represents a significant intellectual property asset to protect. Side-channel analysis (SCA) has recently appeared as an effective approach to recover this confidential asset of DNN implementations. Ding et al. (HOST’25) introduced MACPRUNING, a novel SCA countermeasure based on pruning,[…]

    • SemSecuElec

    • Side-channel

  • Protection des processeurs modernes face à la vulnérabilité Spectre

    • April 24, 2026 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Herinomena ANDRIANATREHINA - Inria

    Dans la quête permanente d'une puissance de calcul plus rapide, les processeurs modernes utilisent des techniques permettant d'exploiter au maximum leurs ressources. Parmi ces techniques, l'exécution spéculative tente de prédire le résultat des instructions dont l'issue n'est pas encore connue, mais dont dépend la suite du programme. Cela permet au processeur d'éviter d'être inactif. Cependant,[…]

    • SemSecuElec

    • Micro-architectural vulnerabilities

  • Chamois: Formally verified compilation for optimisation and security

    • June 26, 2026 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : David MONNIAUX - CNRS - Verimag

    Embedded programs (including those on smart cards) are often developed in C and then compiled for the embedded processor. Sometimes they are modified by hand to incorporate countermeasures (fault attacks, etc.), but care must be taken to ensure that this does not disrupt normal program execution and that the countermeasure is actually adequate for blocking the attacks.In the process, it is[…]

    • SemSecuElec

    • Fault injection

    • Formal methods

Show previous sessions
Page top