Table of contents

  • This session has been presented June 26, 2026 (10:00 - 11:00).

Description

  • Speaker

    David MONNIAUX - CNRS - Verimag

Embedded programs (including those on smart cards) are often developed in C and then compiled for the embedded processor. Sometimes they are modified by hand to incorporate countermeasures (fault attacks, etc.), but care must be taken to ensure that this does not disrupt normal program execution and that the countermeasure is actually adequate for blocking the attacks.
In the process, it is possible that the compiler used introduces bugs, or removes countermeasures seen as redundant by the optimisations.

CompCert is a formally verified C compiler meant for safety-critical applications. It applies only a moderate amount of optimizations and lacks optimization and security features available in mainstream compilers.

Chamois is an improved version of CompCert:

  • many more optimizations
  • security features such as return address authentication, stack canaries, landing pads

https://gricad-gitlab.univ-grenoble-alpes.fr/certicompil/Chamois-CompCert


Based on Chamois, we propose Chamois-Arsene, which can introduce control-flow integrity countermeasures and protections against fault attacks, with mathematical proofs and experimental analyses demonstrating the effectiveness of countermeasures.

https://gricad-gitlab.univ-grenoble-alpes.fr/certicompil/Chamois-Arsene

Présentation en Anglais (slides en Anglais)
Talk in English (slides in English)

Practical infos

Next sessions

  • Securing processor's microarchitecture against SCA in a post-quantum cryptography setting

    • October 16, 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Speaker : Vincent MIGLIORE - LAAS-CNRS

    Hardware microarchitecture is a well-known source of side-channel leakages, providing a notable security reduction of standard cryptographic algorithms (e.g. AES) if not properly addressed by software or hardware. In this talk, we present new design approaches to harden processor's microarchitecture against power-based side-channel attacks, relying on configurable and cascadable building blocks[…]

    • SemSecuElec

    • Side-channel

    • Micro-architectural vulnerabilities

  • Onysis: A secure European SoC FPGA 

    • November 13, 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Speaker : Adrien GRASSEIN - Nanoxplore

    Developed in collaboration with the DGA, the Onysis project introduces a European SoC FPGA designed to embed advanced hardware security features. This presentation will provide an overview of the Onysis architecture, focusing specifically on its native mechanisms to protect critical systems. We will detail the implementation of its integrated security subsystem, covering the secure boot sequence[…]

    • SemSecuElec

  • Using High Level Profiling Data to Early Assess the Fault Tolerance of Complex Digital Components

    • November 13, 2026 (11:00 - 12:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Speaker : Luc NOIZETTE - Nuclétudes (filiale Ariane group)

    This presentation outlines an innovative methodology for estimating the fault tolerance of complex components based on application profiling obtained using a high-level virtual platform.  A derating factor, derived exclusively from profiling metrics (e.g., lifetime in memory and registers), is calibrated using a reliability dataset collected from a set of benchmarks.  Applying it to test softwares[…]

    • SemSecuElec

    • Fault injection

Show previous sessions
Page top