Sommaire

  • Cet exposé a été présenté le 14 février 2020.

Description

  • Orateur

    Ryad Benadjila et Arnaud Ebalard

libecc is a software library for elliptic curves based cryptography (ECC), with an API supporting signature algorithms specified in the ISO14888-3 standard.
Advanced usages of this library also include the possible implementation of elliptic curve based Diffie-Hellman protocols as well as any algorithm on top of prime fields based elliptic curves (or prime fields, or rings of integers).
The presentation will introduce the rationale behind the development of libecc, as well as its architecture. Compared to other cryptographic libraries providing similar features, the differentiating points are a focus on code simplicity, portability, and auditability (self-contained and pure C99 code); a clean layer separation for all needed mathematical abstractions and operations; and a security over performance motivation (with endeavour to offer decent throughput in addition to moderate RAM and ROM memory footprints).
Though some efforts have been made to have (most of) the core algorithms constant time, turning libecc into a library shielded against side-channel attacks (SCA) is still a work in progress. The choices that have been made to resist against SPA and DPA will be contextualized and discussed.
Finally, concrete examples of libecc integration in both internal and external projects will be examined.

Infos pratiques

Prochains exposés

  • HDL simulation for Masked Software Verification

    • 29 mai 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : Quentin Meunier - Sorbonne Univ. Lip6

    Masking is a countermeasure against Side-Channel Attacks (SCA) that aims to ensure that intermediate computations in an algorithm have secret-independent distributions through the use of random variables. This theoretically prevents SCAs, as power consumption is directly linked to the values manipulated by the program or hardware device. Designing a masking scheme is often non-trivial, and a[…]
    • SemSecuElec

    • Side-channel

  • Étude, caractérisation et détection de verrouillage d'anneaux oscillants utilisés dans les générateurs de nombres aléatoires.

    • 29 mai 2026 (11:00 - 12:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : Eloise Delolme - LabHC

    Les générateurs de nombres aléatoires matériels basés sur des oscillateurs en anneau (RO-TRNGs) exploitent le jitter d’horloge comme source d’aléa afin de produire des séquences de bits aléatoires. Parmi ces architectures, le MURO-TRNG repose sur un modèle stochastique complexe qui suppose notamment l’indépendance des oscillateurs. Toutefois, dans la pratique, les oscillateurs en anneau sont[…]
    • SemSecuElec

    • TRNG

  • Chamois: Formally verified compilation for optimisation and security

    • 26 juin 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : David MONNIAUX - CNRS - Verimag

    Embedded programs (including those on smart cards) are often developed in C and then compiled for the embedded processor. Sometimes they are modified by hand to incorporate countermeasures (fault attacks, etc.), but care must be taken to ensure that this does not disrupt normal program execution and that the countermeasure is actually adequate for blocking the attacks.In the process, it is[…]
    • SemSecuElec

    • Fault injection

    • Formal methods

  • Securing processor's microarchitecture against SCA in a post-quantum cryptography setting

    • 16 octobre 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : Vincent MIGLIORE - LAAS-CNRS

    Hardware microarchitecture is a well-known source of side-channel leakages, providing a notable security reduction of standard cryptographic algorithms (e.g. AES) if not properly addressed by software or hardware. In this talk, we present new design approaches to harden processor's microarchitecture against power-based side-channel attacks, relying on configurable and cascadable building blocks[…]
    • SemSecuElec

    • Side-channel

    • Micro-architectural vulnerabilities

Voir les exposés passés