Sommaire

  • Cet exposé a été présenté le 20 décembre 2024 (10:00 - 11:00).

Description

  • Orateur

    François Sarrazin, Pierre Granier - University of Rennes, IETR (UMR 6164)

Electromagnetic leakage eavesdropping is an increasingly accessible attack vector due to the democratization of software-defined radio. "TEMPEST" attacks rely on passively listening to the unwanted electromagnetic emanations of a target (computer screen, low speed USB peripheral…) in order to retrieve the transmitted data. However, the range and properties of such leakages are unpredictable. Therefore, hardware implants have been designed to covertly extract data in a more controlled and covert manner compared to opportunistic leakage, in return for a more invasive attack. In this talk, we will focus on recent progress regarding the development of hardware Trojans based on backscattering methods to remotely extract data. In particular, the case of multi-Trojans allowing the taping of different sources will be presented.

Infos pratiques

Prochains exposés

  • Securing processor's microarchitecture against SCA in a post-quantum cryptography setting

    • 16 octobre 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : Vincent MIGLIORE - LAAS-CNRS

    Hardware microarchitecture is a well-known source of side-channel leakages, providing a notable security reduction of standard cryptographic algorithms (e.g. AES) if not properly addressed by software or hardware. In this talk, we present new design approaches to harden processor's microarchitecture against power-based side-channel attacks, relying on configurable and cascadable building blocks[…]
    • SemSecuElec

    • Side-channel

    • Micro-architectural vulnerabilities

  • Onysis: A secure European SoC FPGA 

    • 13 novembre 2026 (10:00 - 11:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : Adrien GRASSEIN - Nanoxplore

    Developed in collaboration with the DGA, the Onysis project introduces a European SoC FPGA designed to embed advanced hardware security features. This presentation will provide an overview of the Onysis architecture, focusing specifically on its native mechanisms to protect critical systems. We will detail the implementation of its integrated security subsystem, covering the secure boot sequence[…]
    • SemSecuElec

  • Using High Level Profiling Data to Early Assess the Fault Tolerance of Complex Digital Components

    • 13 novembre 2026 (11:00 - 12:00)

    • IETR - University of Rennes - Campus de BEAULIEU - Bâtiment 11D, salle numéro 18

    Orateur : Luc NOIZETTE - Nuclétudes (filiale Ariane group)

    This presentation outlines an innovative methodology for estimating the fault tolerance of complex components based on application profiling obtained using a high-level virtual platform.  A derating factor, derived exclusively from profiling metrics (e.g., lifetime in memory and registers), is calibrated using a reliability dataset collected from a set of benchmarks.  Applying it to test softwares[…]
    • SemSecuElec

    • Fault injection

Voir les exposés passés