Filter by content type

Select one or more filters. This choice will reload the page to display the filtered results.

Remove all filters

657 results

    • Thesis defense

    Automated Generation of Vulnerable Variable Architectures

    • November 22, 2024 (14:00 - 16:00)

    • CentraleSupélec, Rennes campus, avenue de la boulaie, 35510 Cesson-Sévigné

    PhD : Pierre-Victor BESSON, CentraleSupélec, IRISA The goal of this thesis is to offer a new paradigm for the deployment of vulnerable architectures. This paradigm is able to describe an attack scenario on a high level of abstraction, before converting this description into multiple instances on a lower level, which may be deployed and attacked on a network.
    • Seminar

    • Cryptography

    Post-quantum Group-based Cryptography

    • January 10, 2025 (13:45 - 14:45)

    • IRMAR - Université de Rennes - Campus Beaulieu Bat. 22, RDC, Rennes - Amphi Lebesgue

    Speaker : Delaram Kahrobaei - The City University of New York

    Group-based cryptography is a relatively new family in post-quantum cryptography, with high potential. I will give a general survey of the status of post-quantum group-based cryptography and present some recent results.In the second part of my talk, I speak about Post-quantum hash functions using special linear groups. This hash function is a generalization of Tillich-Zemor hash function as well[…]
    • Seminar

    • SemSecuElec

    I know what your compiler did: Optimization Effects on Power Side-Channel Leakage for RISC-V

    • January 24, 2025 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Ileana Buhan - Radboud University Nijmegen

    With the growing prevalence of software-based cryptographic implementations in high-level languages, understanding the role of architectural and micro-architectural components in side-channel security is critical. The role of compilers in case of software implementations towards contribution to side-channel leaks is not investigated. While timing-based side-channel leakage due to compiler effects[…]
    • SemSecuElec

    • Side-channel

  • CREACH LABS - annual postdoctoral and research engineer funding campaign

    CREACH LABS launches its 2025 call for projects to fund postdoctoral and research engineer positions.
    November 08, 2024
    • Seminar

    • SemSecuElec

    Hardware Trojan Horses and Microarchitectural Side-Channel Attacks: Detection and Mitigation via Hardware-based Methodologies

    • January 24, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Alessandro PALUMBO - CentraleSupélec, IRISA, Inria

    Hardware Trojan Horses that are software-exploitable can be inserted into microprocessors, allowing attackers to run unauthorized code or escalate privileges. Additionally, it has been demonstrated that attackers could observe certain microprocessor features - seemingly unrelated to the program's execution - to exfiltrate secrets or private data. So, even devices produced in secure foundries could[…]
    • SemSecuElec

    • Side-channel

    • Micro-architectural vulnerabilities

    • Hardware trojan

    • Seminar

    • SemSecuElec

    Covert Communication Channels Based On Hardware Trojans: Open-Source Dataset and AI-Based Detection

    • February 28, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - - IRISA - Salle Aurigny (D165)

    Speaker : Alan Díaz Rizo - Sorbonne Université Lip6

    The threat of Hardware Trojan-based Covert Channels (HT-CCs) presents a significant challenge to the security of wireless communications. In this work, we generate in hardware and make open-source a dataset for various HT-CC scenarios. The dataset represents transmissions from a HT-infected RF transceiver hiding a CC that leaks information. It encompasses a wide range of signal impairments, noise[…]
    • SemSecuElec

    • Machine learning

    • Hardware trojan