Sommaire

  • Cet exposé a été présenté le 29 novembre 2024 (10:00 - 11:00).

Description

  • Orateur

    Cédric Marchand - University of Lyon - Lyon Institute of Nanotechnology (UMR CNRS 5270)

Data-centric applications such as artificial intelligence and the Internet of Things (IoT) impose increasingly stringent demands on the performance, the security and the energy efficiency of modern computing architectures. Traditional approaches are often unable to keep pace with these requirements making necessary to explore innovative paradigms such as in-memory computing. This paradigm is particularly promising as it minimizes the data movement between memory and processing units, one of the most important bottleneck in conventional systems. Ferroelectric transistors (FeFETs) are at the forefront of this innovation, pushing the boundaries by enabling the development of intrinsically non-volatile logic gates. These gates enables tight integration of memory and logic. This concept is known as Logic in Memory (LiM) and offers a significant reduction of energy consumption while improving computational speed at the same time.

However, the transition from concept to application is far from easy and a lot of challenges have yet to be overcome. Designing non-volatile logic gates is just the first step; these components must also be integrated into complete, functioning architectures capable of handling complex operations, such as cryptographic algorithms. The methodology we propose addresses these challenges by outlining a process for designing such operations using FeFETs, embedding them within a full-scale computing framework, and rigorously evaluating their performance and benefits. Furthermore, the development of these LiM structures raises new issues in logic synthesis, requiring the adaptation of existing synthesis tools or the creation of new ones. Addressing these challenges is crucial for the successful implementation of LiM-based systems in real-world applications.

Infos pratiques

Prochains exposés

  • Sécurité physique du mécanisme d'encapsulation de clé Classic McEliece

    • 20 mars 2026 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Brice Colombier - Laboratoire Hubert Curien, Université Jean Monnet, Saint-Étienne

    Le mécanisme d'encapsulation de clé Classic McEliece faisait partie des candidats toujours en lice au dernier tour du processus de standardisation de la cryptographie post-quantique initié par le NIST en 2016. Fondé sur les codes correcteurs d'erreurs, en particulier autour du cryptosystème de Niederreiter, sa sécurité n'a pas été fondamentalement remise en cause. Néanmoins, un aspect important du[…]

    • SemSecuElec

    • Implementation of cryptographic algorithm

  • Double Strike: Breaking Approximation-Based Side-Channel Countermeasures for DNNs

    • 20 mars 2026 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Lorenzo CASALINO - CentraleSupélec

    Deep neural networks (DNNs) undergo lengthy and expensive training procedures whose outcome - the DNN weights - represents a significant intellectual property asset to protect. Side-channel analysis (SCA) has recently appeared as an effective approach to recover this confidential asset of DNN implementations. Ding et al. (HOST’25) introduced MACPRUNING, a novel SCA countermeasure based on pruning,[…]

    • SemSecuElec

    • Side-channel

  • Protection des processeurs modernes face à la vulnérabilité Spectre

    • 24 avril 2026 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Herinomena ANDRIANATREHINA - Inria

    Dans la quête permanente d'une puissance de calcul plus rapide, les processeurs modernes utilisent des techniques permettant d'exploiter au maximum leurs ressources. Parmi ces techniques, l'exécution spéculative tente de prédire le résultat des instructions dont l'issue n'est pas encore connue, mais dont dépend la suite du programme. Cela permet au processeur d'éviter d'être inactif. Cependant,[…]

    • SemSecuElec

    • Micro-architectural vulnerabilities

  • Post-Quantum Cryptography Accelerated by a Superscalar RISC-V Processor

    • 24 avril 2026 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Côme Allart - Inria

    Two major changes are currently taking place in the embedded processor ecosystem: open source with the RISC-V instruction set, which could replace the ARM one, and post-quantum cryptography (PQC), which could replace classic asymmetric cryptography algorithms to resist quantum computers.In this context, this thesis investigates the improvement of embedded processor performance, generally for[…]

    • SemSecuElec

    • Implementation of cryptographic algorithm

  • Chamois: Formally verified compilation for optimisation and security

    • 26 juin 2026 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : David MONNIAUX - CNRS - Verimag

    Embedded programs (including those on smart cards) are often developed in C and then compiled for the embedded processor. Sometimes they are modified by hand to incorporate countermeasures (fault attacks, etc.), but care must be taken to ensure that this does not disrupt normal program execution and that the countermeasure is actually adequate for blocking the attacks.In the process, it is[…]

    • SemSecuElec

    • Fault injection

    • Formal methods

Voir les exposés passés
Haut de page