Filtrer par type de contenu

Sélectionnez un ou plusieurs filtres. Ce choix permettra de recharger la page pour afficher les résultats filtrés.

Supprimer tous les filtres

669 résultats

    • Séminaire

    • SemSecuElec

    Bridging Deep Learning and Classical Profiled Side-Channel Attacks

    • 08 avril 2022

    • Thales ITSEF, Toulouse - Salle Pétri/Turing

    Orateur : Gabriel Zaid

    Over the recent years, the cryptanalysis community leveraged the potential of research on Deep Learning to enhance attacks. In particular, several studies have recently highlighted the benefits of Deep Learning based Side-Channel Attacks (DLSCA) to target real-world cryptographic implementations. While this new research area on applied cryptography provides impressive result to recover a secret[…]
    • Séminaire

    • SemSecuElec

    Challenges related to random number generation for cryptographic applications

    • 07 juin 2019

    • Laboratoire Hubert Curien - Salles Petri/Turing

    Orateur : Elie Noumon Allini

    The main purpose of cryptography is to ensure secure communication. In order to achieve this goal, cryptographic schemes make an intensive use of random numbers. Given that the security of these schemes highly depends on these numbers, it is important to produce high-quality random numbers. Knowing that most cryptographic modules are nowadays implemented in logic devices, we investigated True[…]
    • Séminaire

    • SemSecuElec

    HardBlare, a hardware/software co-design approach for Information Flow Control

    • 22 juin 2018

    • Centrale-Supelec - Salles Petri/Turing

    Orateur : Guillaume Hiet – Pascal Cotret

    One way to increase the security level of computer systems is to rely on both software and hardware mechanisms. In this context, the HardBlare project proposes a software hardware co-design methodology to ensure that security properties are preserved all along the execution of the system but also during file storage. The HardBlare project is a multidisciplinary project between CentraleSupélec IETR[…]
    • Séminaire

    • SemSecuElec

    SideLine and the advent of software-induced hardware attacks

    • 19 mars 2021

    • Mines Saint-Etienne – Thales - Web-Conférence

    Orateur : Joseph Gravellier

    In this talk, we will discuss software-induced hardware attacks and their impact for IoT, cloud and mobile security. More specifically, I will introduce SideLine, a new power side-channel attack vector that can be triggered remotely to infer cryptographic secrets. SideLine is based on the intentional misuse of delay-lines components embedded in SoCs that use external memory. I will explain how we[…]
    • Séminaire

    • SemSecuElec

    True Random Number Generators enabled hardware security

    • 29 mars 2019

    • Hardware Security and Cryptographic Processor Lab, Institute of Microelectronics, Tsinghua University, China - Métivier

    Orateur : Bohan Yang

    True randomness is all about unpredictability, which can neither be qualified nor quantified by examining statistics of a sequence of digits. Unpredictability is a property of random phenomena, which is measured in bits of information entropy. Application of randomness spans from art to numerical computing and system security. Random numbers enable various cryptographic algorithms, protocols and[…]
    • Séminaire

    • SemSecuElec

    Post-Quantum Cryptography Hardware: Monolithic Implementations vs. Hardware-Software Co-Design

    • 23 avril 2021

    • PQShield – United Kingdom - Web-Conférence

    Orateur : Markku-Juhani Saarinen

    At PQShield, we’ve developed dedicated coprocessor(s) for lattice schemes, hash-based signatures, and code-based cryptography. These cryptographic modules are commercial rather than academic and designed to meet customer specifications such as a specific performance profile or Common Criteria and FIPS security certification requirements.Hardware implementations of legacy RSA and Elliptic Curve[…]