



DEALING WITH RADIATIVE ENVIRONMENT


THE MOST UNPREDICTABLE ATTACKER IN SPACE

BITFLIP CONFERENCE – RENNES - FRANCE

Florent MANNI (CNES- DTN/TVO/ET)

florent.manni@cnes.fr

TABLE OF CONTENT




EMBEDDED SYSTEM

0.INTRODUCTION




Functioning as part of a larger device rather than as an independent unit or system



Space system



Myriade Platform (OBC)




Myriade OBC CPU board



Section DTN/TVO/ET

- Data handling
- Cryptography
- Digital equipment
- **FPGA-SOC**


TABLE OF CONTENT



EMBEDDED CONSTRAINTS : MISSION



1.SPACE CONSTRAINTS CONSTRAINTS



Money

Weight /Size

Launch cost

Size

Launch opportunity
Piggyback or Main satellite

Power

Battery + Solar panel size

Product assurance



Application

Performance

SNR, Resolution, Erlang..

Availability

Down time due to environment

Space destination

Orbit, planet...

Argos




Duration

Mission duration

Satellite development duration

Time to market
"Time to science"



EMBEDDED CONSTRAINTS : ENVIRONMENT



1.SPACE CONSTRAINTS
CONSTRAINTS



Thermal

Cycling

From -157°C to +121°C (ISS profile)
Outerspace -270°C

Space vacuum

No air =>
No dissipation, conduction and
radiation only
outgazing

Temperature gradient



Mechanical

Shock

Launcher separation

Vibration

Launch



Maintenance

Reparation/Investigation

No physical access
Limited "deep-inspection"



Radiation

SEU

bitflips

TID

Performance change

Latchup

Power shortcut

RADIATION : WHERE PROBABILITY MATTERS




1. SPACE CONSTRAINTS RADIATION

❖ Radiation impact is based on particle hit probability

❖ Occurring hazard depends on: **Orbit** (particles distribution) AND **Component sensitivity** (device cross Section)



❖ Radiation origin (energy keV $\leftrightarrow$ GeV) :

- Galactic cosmic rays (ions)
- Solar particle (protons, electrons, ions)
- Earth radiation belts (electrons, protons)




= Error Rate

❖ **Orbits:**



SSO
Polar and Sun-synchronous orbit




RADIATION IMPACT

1. SPACE CONSTRAINTS


RADIATION

- ❖ Multiple impacts:
 - ❖ Component destruction (Latchup)
 - ❖ Bitflip (Single Event Upset SEU)
 - ❖ Single Event Functional Interrupt (SEFI)
 - ❖ Parametric change (Total ionizing Dose TID)
 - ❖
 - Loss of **availability** or **performance** (system level)

- Latchup: “high current flows and if the power supply is maintained, the device can be destroyed by thermal effect.”
- SEU “An SEU is a single bit flip, i.e. the change of state of a storage element, such as flip-flops, latches or SRAM cells”
- TID ” Induced by the transfer of ionising energy from the radiation exposure, which thermalized in the creation of electron-hole pairs in the component material. “



*Galactic cosmic rays deposit energy in an electronic device,
after Lauriente and Vampola*



```
324524 "09/10/2016 02:52:23", [P7];DT7;10709185749; reg ;140841;7434;T
324525 CR
324526 "09/10/2016 02:52:29", [P7];AC7;10714874215; deç ;140904;7434;T
324527 CR
324528 "09/10/2016 02:52:43", [P7];AT7;10729172909; reg ;141072;7434;T
324529 CR
324530 "09/10/2016 02:52:52", [P7];DT7;10738656250; reg ;141177;7434;T
```





TABLE OF CONTENT



COMPONENT SELECTION

	performance	Price	quality
RadHard	+	++(+)	++(+)
RadTol	++(*)	++	++
COTS	+++	+	+



- RadHard (Radiation Hardened)

- Built for radiation (specific silicon process/PDK or IP libraries)
- Radiation guaranteed by datasheet
- Space quality certified ESCC or QML
- Silicon die controlled tracability

- RadTol (Radiation Tolerant)

- « Everyday component » sold for space use
- Most of the time COTS rebranded for space after dedicated tests
- Radiation data and qualification variable



- COTS (Commercial Off-The-Shelf)

- Generic application component (built for other market than space)
- Need custom/adapted quality « upgrade »



RADIATION TEST STRATEGIES

2. TEST STRATEGY OVERVIEW

- **Component level**

- Procure COTS lot
- Test them against radiation events (latchup , SEU..)
- => Establish detailed cross section



- **Equipment level**

- Procure equipment
- Test it in high energy facility
 - Establish failure mode and recovery ,
 - TID


- **No test**

- « Technological opportunism »
(time-to-market versus mission global cost)
- Marketing objective
- Use of RadHard components

Zynq based CNES OBC Ninano
tested at CHARM (CERN)



Versal component test set



SpaceX/Tesla ads

COMPONENT FLOW CHART EXAMPLE

2.TEST STRATEGY STRATEGY EXAMPLE

1. Assess requirements for the equipment
 - choose between equipment test or component
2. Identification of component technology
 - Radhard => no test to be performed
 - Radtol => do error rate calculus based on vendor data
 - **COTS** => Assess project scope (budget, availability, performances)
3. **COTS** is selected AND tests are needed
 1. Perform Latchup test => can be used in space
 2. Perform SEU tests => error rate estimation
 3. Perform TID tests => confirm mission duration
4. Assess mission performances and availability using calculus
 1. Calculate worst case error rate => acceptable?
 2. Assess mission performance and availability
 3. Refine your error rate calculus hypothesis => acceptable? (memory size, essential bits, data path control path..)
 4. Assess mission performance and availability
 5. Add mitigation to your error rate calculation => acceptable?
 6. Assess mission performance and availability



sample preparation

Nom Complet	Quoi
VREFP	PL System Monitor externally supplied reference voltage
VCCINT	PL internal supply voltage
VMGTAVCC	Analog supply voltage for the GTH or GTY transceiver
VPS_MGTRAVCC	PS-GTR supply voltage
VCC_PSINTFP	PS full-power domain supply voltage
VCC_PSINTFP_DDR	PS DDR controller and PHY supply voltage
VCC_PSINTLP	PS low-power domain supply voltage
VCCBRAM	Block RAM supply voltage
VCCINT_IO	PL internal supply voltage for the I/O banks
VMGTAVTT	Analog supply voltage for the GTH or GTY Transmitter and receiver termination circuits
VMGTAVTTRCAL	Analog supply voltage for the resistor
VCC_INSIDE_1V2	Alim 1V2 pour la carte inside (COM => ZU)
VCC_PSPLL	PS PLL supply voltage
VCCO_64	Supply voltage for HP I/O bank 64
VCCO_65	Supply voltage for HP I/O bank 65
VCCO_66	Supply voltage for HP I/O bank 66
VCC_DDR	Alim des mémoires DDR3 sur la carte DUT
VCCO_PSDDR	PS DDR I/O supply voltage
VCC_PSBATT	PS battery-backed RAM and battery-backed Real-time clock (RTC) supply voltage
VMGTAVCAUX	Auxiliary analog QPLL voltage supply for the transceivers
VCC_INSIDE_1V8	Alim 1V8 pour la carte inside (COM => ZU)
VCC_PSADC	PS SYSMON ADC supply voltage
VCC_PSDDR_PLL	PS DDR PLL supply voltage
VCCADC	PL System Monitor supply
VCCO_67	Supply voltage for HP I/O bank 67
VCCO_68	Supply voltage for HP I/O bank 68
VCCO_69	Supply voltage for HP I/O bank 69
VCCO_70	Supply voltage for HP I/O bank 70
VCCO_71	Supply voltage for HP I/O bank 71
VCCO_72	Supply voltage for HP I/O bank 72
VCCO_73	Supply voltage for HP I/O bank 73
VCCO_74	Supply voltage for HP I/O bank 74
VPS_MGTRAVTT	PS-GTR termination voltage
VCC_PSAUX	PS auxiliary supply voltage
VCCAUX	Auxiliary supply voltage
VCCAUX_IO	Auxiliary I/O supply voltage
VCC_INSIDE_3V3	Alim 3V3 pour la carte inside (COM => ZU)
VCC_QSPI	Alim de la mémoire QSPI sur la carte DUT
VCCO_90	Supply voltage for HD I/O bank 90
VCCO_91	Supply voltage for HD I/O bank 91
VCCO_93	Supply voltage for HD I/O bank 93
VCCO_PSI0_500	PS I/O supply bank 500
VCCO_PSI0_501	PS I/O supply bank 501
VCCO_PSI0_502	PS I/O supply bank 502
VCCO_PSI0_503	PS I/O supply bank 503 (config)




UltraCOM (CNES)

ZU+ latchup monitoring

- 4'. Assess mission performances and availability using test as you fly
 1. Prepare component irradiation with representative HW/SW
 2. Do irradiation test
 3. Extrapolate mission availability and performances

SEU TEST VERSAL EXAMPLE - PARTREC (NETHERLAND)

2. TEST STRATEGY FEEDBACK



1.2 THE DESIGN OF A DEVICE TEST SYSTEM

The Test System is device specific; however, there are a number of general principles which apply. The basic operations required of a Test System are:


- (a) Device initialisation and function test.
- (b) Device operation, dynamic or static, during exposure.
- (c) Device latch-up protection, logging and re-initialisation.
- (d) Detection of all types of errors or failures, logging and rewriting of an affected part of the tested device, software and hardware re-initialisation, and power control.
- (e) Measurement and logging of the "duty cycle" (fraction of time the device is active and vulnerable to upset compared with the test time).
- (f) Logging of test time, count rates, fluence and beam diagnostics to be attached to the test data.

The following additional features enhance test throughput and flexibility:

- (a) Real time data processing, storage and retrieval.
- (b) Reconfiguration under software control, particularly for the testing of different memory organisations.
- (c) High operating speed and duty factor.
- (d) Real time device under test data display.
- (e) Data reduction while tests are in progress to allow test conditions to be modified depending on results achieved.

Do not underestimate post-processing time !


TABLE OF CONTENT



3. HW MITIGATION LESSON LEARNT

- Did I consider synthesis optimization (replication /sharing ...)?

- initial floorplanning*



FPGA I/O —

```

12 create pblock3 pblock_3
13 add_cells to pblock3 [get_pblocks pblock_3] [get_cells -quiet [list design_1/example/bcddecoder_2]]
14 resize_pblock [get_pblocks pblock_3] add [SLICE_X8Y12:SLICE_X28Y12]
17 resize_pblock [get_pblocks pblock_3] add [DS18C36_X1Y48:DS18C36_X2Y48]
18 resize_pblock [get_pblocks pblock_3] add [RAMB36_X1Y48:RAMB36_X2Y48]
19 resize_pblock [get_pblocks pblock_3] add [RAMB36_X1Y24:RAMB36_X2Y24]
20 set_property EXCLUDE_PLACEMENT TRUE [get_pblocks pblock_3]
21 # not set port default
22 set_property IS_SOFT false [get_pblocks pblock_3]
23 set_property CONTAIN_ROUTING true [get_pblocks pblock_3]

```

TMR floorplanning

The diagram illustrates a hierarchical structure of three stacked blocks. The top block is labeled 'bcpdecoder_0' and 'pbblock_1' with 'resolution1' below it. The middle block is labeled 'bcpdecoder_1' and 'pbblock_2' with 'resolution2' below it. The bottom block is labeled 'bcpdecoder_2' and 'pbblock_3'. Vertical lines connect the blocks, and the entire structure is labeled 'X1Y2' on the right.

« isolation » floorplanning

ex : Xilinx Zynq scrubbing activation through constraint

MITIGATION 2: NOT TESTED = NOT WORKING

3. HW MITIGATION LESSON LEARNT

Block RAM and FIFO ECC Port Descriptions

Table 1-31 lists and describes the block RAM and FIFO ECC-related I/O port names.

Table 1-31: RAMB36E2 and FIFO32E2 ECC Port Names and Descriptions

Port Name	Signal Description
INJECTSBERR	Injects a single-bit error if ECC is used. Creates a single-bit error at a particular block RAM bit location when asserted during write. The block RAM ECC logic corrects this error when this location is read back. The error is created in bit DIN[30].
INJECTDBERR	Injects a double-bit error if ECC is used. Creates a double-bit error at two particular block RAM bit locations when asserted during write. The block RAM ECC logic flags a double-bit error when this location is read back. When both INJECTSBERR and INJECTDBERR signals are simultaneously asserted, a double-bit error is injected. The errors are created in bits DIN[30] and DIN[62].
ECCPARITY[7:0]	ECC encoder output bus for ECC used in encode-only mode. This output cannot be cascaded.
SBERR	ECC single-bit error output status. See also the dedicated cascade pins in this table when using the block RAM and FIFO in ECC cascade mode. ⁽¹⁾
DBERR	ECC double-bit error output status. See also the dedicated cascade pins in this table when using the block RAM and FIFO in ECC cascade mode. ⁽¹⁾
RDADDEREC[8:0]	ECC read address. Address pointer to the data currently read out. The data and corresponding address are available in the same cycle. This output is not supported in the FIFO and cannot be cascaded.
CASINSBERR	ECC single-bit error input in cascade mode. Cascade SBERR error bit status from the previous block RAM/FIFO.
CASOUTSBERR	ECC single-bit error output in cascade mode. Cascade SBERR error bit status to the next block RAM/FIFO.
CASINDBERR	ECC double-bit error input in cascade mode. Cascade DBERR error bit status from the previous block RAM/FIFO.
CASOUTDBERR	ECC double-bit error output in cascade mode. Cascade DBERR error bit status to the next block RAM/FIFO.

- Xilinx BRAM includes Hamming ECC
 - Testing the feature was identified as too complicated on ground
 - This is a Xilinx built-in feature so it is working!
- No SEU reported in flight
 - ECC not functional ?
 - Wrong logging mechanism ?




Figure 1-32: Top-Level View of Block RAM ECC



Chapter 1: Block RAM Resources

Built-in Error Correction

Overview

The RAMB36E2 in simple dual-port mode can be configured as a single 512 x 64 RAM with built-in Hamming code error correction using the extra eight bits in the 72-bit wide RAM. This operation is transparent.

Eight protection bits (ECCPARITY) are generated during each write operation and stored

No need for custom made ECC for RAM

The ECC configuration option is available with a 36 Kb block RAM (RAMB36E2) in simple dual-port mode 72-bit width (64/8) (SDP) or a 36 Kb FIFO (FIFO36E2) in 72-bit width. **Both read and write width must be 72 bits.** The RAMB36E2 has the capability to inject errors. The RAMB36E2 has the ability to read back the address where the current data read out is stored. This feature better supports repairing a bit error or invalidating the content of that address for future access. The FIFO36E2 supports standard ECC mode with both the WRITE_WIDTH and READ_WIDTH set to 72 and has error-injection capability. FIFO36E2 does not output the address location being read.

Be careful there are some additional constraints

During each read operation, 72 bits of data (64 bits of data and 8 bits of parity) are read from the memory and fed into the ECC decoder. The ECC decoder generates two status outputs (SBERR and DBERR) that are used to indicate the three possible read results: No error, single-bit error corrected, and double-bit error detected. **In the standard ECC mode, the read operation does not correct the error in the memory array, it only presents corrected data on DOUT.** To improve F_{MAX} , optional registers controlled by the DO_REG attribute are available for data output (DOUT), SBERR, and DBERR. This is similar to the optional registers in the block RAM. For further F_{MAX} improvements, an additional ECC pipeline stage is available.

Still scrubbing is needed

- source Ultrascale architecture memory resources user guide (UG573) Xilinx

MITIGATION 3: TEST REPRESENTATIVE

3. HW MITIGATION LESSON LEARNT

Réf. CNES : DCT/TV/IN/2016-15221 Edit. : 1 Rév. : 0 Date : 14 novembre 2016 Page 63

ANNEX 7: FAILURE ANALYSIS WATCHDOG PIC 07/10/2016 13:48 EVENT

At 13h48:19, the system shows a particular event. The log below mix Pic log and Xtratum logs to get an overview of the problem.


```
07/10/2016 13:27:26 # 128 14 1 6 1 2
07/10/2016 13:48:10.[P6].Err Bram at @ 0x83c1eefc - Got 0x83c1eafc - Exp 0x83c1eefc
07/10/2016 13:48:10.[P0].EP0:1244290927; Watchdog Pic refresh;
07/10/2016 13:48:10.[P0].EP0:1244390928; Watchdog Pic refresh;
07/10/2016 13:48:10.[P8].DT8:1244463959; ddr:1770;0;
07/10/2016 13:48:10.[P0].EP0:1244490927; Watchdog Pic refresh;
07/10/2016 13:48:10.[P0].EP0:1244590927; Watchdog Pic refresh;
```

Nominal

```
07/10/2016 13:48:19 * 2 129 14 1 6 1 2 Start of error
07/10/2016 13:48:29 * 2 130 14 1 6 1 2 10
07/10/2016 13:48:38 * 2 131 14 1 6 1 2 9
07/10/2016 13:48:48 * 2 132 14 1 6 1 2 10
07/10/2016 13:48:57 * 2 133 14 1 6 1 2 9
07/10/2016 13:49:07 * 2 134 14 1 6 1 2 10
07/10/2016 13:49:17 * 2 135 14 1 6 1 2 10
07/10/2016 13:49:26 * 2 136 14 1 6 1 2 9
07/10/2016 13:49:36 * 2 137 14 1 6 1 2 10
07/10/2016 13:49:46 * 2 138 14 1 6 1 2 10
07/10/2016 13:49:55 * 2 139 14 1 6 1 2 9
07/10/2016 13:50:05 * 2 140 14 1 6 1 2 10
07/10/2016 13:50:14 * 2 141 14 1 6 1 2 9
07/10/2016 13:50:24 * 2 142 14 1 6 1 2 10
07/10/2016 13:50:34 * 2 143 14 1 6 1 2 10
07/10/2016 13:50:43 * 2 144 14 1 6 1 2 9
07/10/2016 13:50:53 * 2 145 14 1 6 1 2 10
07/10/2016 13:51:02 * 2 146 14 1 6 1 2 9
07/10/2016 13:51:12 * 2 147 14 1 6 1 2 10
07/10/2016 13:51:22 * 2 148 14 1 6 1 2 10
07/10/2016 13:51:31 * 2 149 14 1 6 1 2 9
07/10/2016 13:51:41 * 2 150 14 1 6 1 2 10
07/10/2016 13:51:51 * 2 151 14 1 6 1 2 10
07/10/2016 13:52:00 * 2 152 14 1 6 1 2 9
07/10/2016 13:52:10 * 2 153 14 1 6 1 2 10
07/10/2016 13:52:19 * 2 154 14 1 6 1 2 9
07/10/2016 13:52:29 * 2 155 14 1 6 1 2 10
07/10/2016 13:52:39 * 2 156 14 1 6 1 2 10
07/10/2016 13:52:48 * 2 157 14 1 6 1 2 9
07/10/2016 13:52:58 * 2 158 14 1 6 1 2 10
07/10/2016 13:53:07 * 2 159 14 1 6 1 2 9
07/10/2016 13:53:17 * 2 160 14 1 6 1 2 10
07/10/2016 13:53:27 * 2 161 14 1 6 1 2 10
07/10/2016 13:53:36 * 2 162 14 1 6 1 2 9
07/10/2016 13:53:44 * 2 163 14 1 6 1 2 8 Manual ON/OFF
07/10/2016 13:53:44 * 2 163 14 1 6 1 2 0 End of error
```


automatic
reboot
by
watchdog

Nominal




The main hypothesis is that during the first boot, as there was an error programming the FPGA. As a Power-On-Reset is issued all registers are reset (see UG585 6- 26.5 Register Overview). So the error in the FPGA programming phase is not correctable by a simple reset but only correctable by power cycling (which is not issued in type 2 sequence in Pic Watchdog).

- Back to mitigation 1 : keep it simple
 - No more boot sequence monitoring : basic timing sequence implementation without feedback from FPGA
 - Afterward got rid of microcontroller and use simple RC timer instead



Ninano OBC




Ninano CHARM test setup

TO CONCLUDE

-
- The diagram illustrates a mission path from Earth to Mars. A dotted line with an arrow points from Earth (on the right) towards Mars (on the left). Three points are marked along this path: 01 (Space constraints), 02 (Test strategies), and 03 (Hardware mitigation). A dashed line with an arrow points from a star labeled 'Particle' towards the path. The background features a large Earth on the right and a large Mars on the left.
- Radiation mitigation is not an easy task to manage
 - Especially when dealing with complex SOC and error rate estimation
 - Radiation tests take time
 - during irradiation and post-processing/analysis
 - BUT increase component deep knowledge
 - Better use no mitigation than complex one or worse an untested one
 - Plan your mitigation strategy as early as possible in your project


THANK YOU



ANY QUESTION?



BACKUP SLIDES




FPGA 1/2


Field programmable Gate Array :
"An ASIC made to be configurable by user"




Synthesis / Place /route



Hardware description Language (Verilog, VHDL...)



Bitstream


[illegible]

FPGA 2/2

Different flavors

3. HW MITIGATION COMPONENT

Bitstream

[illegible]

Antifuse based

- One time programmable
- Live at power up
- Totally robust to radiation
- No companion memory

Flash based

- Live at power up
- Low power consumption
- “Configuration robust to radiation”
- No companion memory

SRAM based

- Need a companion non-volatile-memory
- Fast
- High density
- High power consumption

Xilinx versal : 7nm

RadHard



130 nm

RadTol



150 nm

Non volatile configuration



65 nm



28 nm

└ Volatile configuration



65 nm



20 nm

SOC / NOC

FPGA
+
PROCESSOR
=
SOC

SOC +
INTERCONNECT
=
NOC

SOC : System-On-Chip



ex : Xilinx Zynq





ex : Nanoxplore Ngultra

NOC : Network On Chip




ex : Xilinx Versal



FACILITIES

2. TEST STRATEGY EUROPAN FACILITIES



TIMELINE EXAMPLE BASED ON ZYNQ EVALUATION

2. TEST STRATEGY SCHEDULE

