

November 20th, 2025



Optical Techniques
BITFLIP Conference

Optical Techniques

November 20th, 2025

16:00

Le Refectoire

WEEKCYBERWEEK
EEKCYBERWEEK
EEKCYBERWEEK
EKCYBERWEEK
KCYBERWEEK
CYBERWEEK
YBERWEEK
BERWEEK
ERWEEK
ERWEE
RWE
WE
EE
EK
K

Jean-Max DUTERTRE

Professor, Mines Saint-Etienne




Betrayed by light – Using Photon Emission Microscopy as an Enabler of Laser Fault Injection

H.Perrin, J.-M. Dutertre, J.B. Rigaud

Equipe Commune Systèmes et Architectures Sécurisées
Mines Saint-Etienne, CEA, Leti, Centre CMP
13541 Gardanne FRANCE


Context – Hardware security

- **Hardware security** – hardware attacks
- Secure HW: integrated circuits implementing security features
 - ✓ MCU with hardware cryptographic accelerator
 - ✓ Memory readback protection (IP & user data protection)




Context – Hardware security

- Hardware attacks
- Fault injections attacks
 - ✓ Information leakage (DFA) → **secret key extraction**
 - ✓ Control flow attacks (e.g., test inversion → **memory extraction**)




Context – Hardware security

- Hardware attacks
- Laser Fault Injection (LFI)
 - ✓ Accurate (μm accuracy) & efficient (bit-set/reset/flip)
→ Finding the Point Of Interest = **time consuming**



This talk

- Failure analysis as a hardware attack facilitation tools?



- FA tool: photon emission analysis
 - ✓ Reverse engineering to accelerate fault injection attacks
 - ✓ LFI: **where?** and when?

→ Photon Emission Microscopy
PEM

- Q? Use of PEM to accelerate LFI?

Betrayed by light – Using PEM as an Enabler of LFI

- Photon Emission (PE) basics
- PEM setup and imaging methodology
- PEM for LFI facilitation
- Conclusion


PE mechanism

- Photon emission from transistors activity
 - ✓ Source-drain electric field: charge carrier acceleration
 - ✓ Kinetic energy released as photons
 - ✓ MOS transistors in saturation mode (pinch-off channel, drain)
 - ✓ $\text{NMOS}_{\text{emission}} > \text{PMOS}_{\text{emission}}$

FA tool: default localization (90s)

Also efficient to observe transistors in nominal mode

- ✓ Switching transistors (digital logic)
- ✓ Bias current of analog parts
- + tunneling effects (Fowler-Nordheim)



[Security of the IC Backside,
D. Nedospasov, 2015]

PE mechanism


Backside PEM ($\lambda = 1-2 \mu\text{m}$)

(to avoid reflection on metal lines and dummies)

- ✓ Si substrate transparent to NIR
- ✓ Substrate thinning improves SNR

Factors favorizing PE

- ✓ Current density
- ✓ V_{DS} voltage




[Security of the IC Backside,
D. Nedospasov, 2015]

Betrayed by light – Using PEM as an Enabler of LFI

- Photon Emission (PE) basics
- PEM setup and imaging methodology
- PEM for LFI facilitation
- Conclusion

Photon Emission Microscopy (PEM) setup



Setup:

- ✓ InGaAs camera
for PEM + IR imaging
- ✓ LFI

Photon Emission Microscopy (PEM) setup

Photon Emission maps → transistors activity maps

Camera:

- ✓ 640x512 InGaAs sensor
- ✓ On a LFI bench
- ✓ Typical dark current (@-15 °C) : < 750 e⁻/p/s
- ✓ Typical readout noise (rms) : 18 e⁻
- ✓ High sensitivity from $\lambda = 0.6$ to $1.7 \mu\text{m}$
- ✓ $15 \times 15 \mu\text{m}$ pixel pitch
- ✓ Peak Quantum Efficiency : >90% @ $1.3 \mu\text{m}$
- ✓ Air-cooled to -15 °C



PEM constraints

Signal to Noise Ratio

- ✓ Information shall emerge from noise
- PEM: long integration time w.r.t. target's activity

On a running device

→ execution of code loops




Strong constraints for attack purposes

→ gray box model:

- ✓ Ability to execute arbitrary code loops
- ✓ Synchronization

→ Reverse engineering tool



Imaging methodology

Target 1


Microcontroller:

- ✓ ARM Cortex M3
- ✓ CMOS 90 nm
- ✓ 32-bit CPU, 24 MHz
- ✓ 128 kBytes Flash
page size = 1 kB
- ✓ 8 kBytes SRAM
- ✓ Si thickness: ~350 μm

Si die: 3,000 x 2,500 μm



Flash: 1,400 x 550 μm – 1.3 bits/ μm^2

SRAM: 245 x 660 μm (x2) – 0,1 bits/ μm^2



Imaging methodology

Signal and noise contributions






5s exposure, 5x lens, POI active, avg. 20x

Sensor output: $PEM_{sensor} = PEM_{POI} + \text{Noise}_{\text{target+sensor+ambient}}$

Imaging methodology

Differential imaging: $PEM_{POI \text{ active}} - PEM_{POI \text{ OFF}} \rightarrow \text{POI activity}$



5s exposure, 5x lens, POI active, avg. 20x

Betrayed by light – Using PEM as an Enabler of LFI


- Photon Emission (PE) basics
- PEM setup and imaging methodology
- PEM for LFI facilitation
- Conclusion

PEM for LFI facilitation – Reverse engineering

PEM on target 1

- ✓ Quick mapping of target's key elements


Overlay PEM + IR view



PEM for LFI facilitation – Reverse engineering

PEM on target 1

- ✓ CPU core registers mapping




Lens x20, 5s (avg. 5x)
600 Mio. EORS
register R3

PEM for LFI facilitation – Reverse engineering

PEM on target 1


- ✓ CPU core registers mapping




Lens x20, 5s (avg. 5)
600 Mio. EORS
register R3

PEM for LFI facilitation – LFI

LFI from PEM-based register DFFs localization (target 1)



R3 bytes identification






Pico-second laser source: 60 ps pulses

- ✓ 1,064 nm
- ✓ 0.12 nJ

PEM for LFI facilitation – More results

Target 2 – 32-bit ARM Cortex M0+, CMOS 90 nm



Betrayed by light – Using PEM as an Enabler of LFI

- Photon Emission (PE) basics
- PEM setup and imaging methodology
- PEM for LFI facilitation

- Conclusion

Betrayed by light – Using PEM as an Enabler of LFI

- Conclusion – PEM

- ✓ Efficient reverse engineering of MCUs
- ✓ Constraints
 - ✓ Backside, NIR imaging
 - ✓ Long integration times (code loops)
- ✓ Integration into LFI setup
- ✓ Mapping of CPU core registers + successful LFI



Contact:
dutertre@emse.fr

Betrayed by Light: How Photon Emission Microscopy Empowers Register Bit-level Laser Attacks on Microcontrollers, HOST 2025

H.Perrin, J.-M. Dutertre, J.B. Rigaud



Equipe Commune Systèmes et Architectures Sécurisées
Mines Saint-Etienne, CEA, Leti, Centre CMP
13541 Gardanne FRANCE